Don't know where it should go? Stick it here!

Message boards : Number crunching : Don't know where it should go? Stick it here!
Message board moderation

To post messages, you must log in.

Previous · 1 . . . 17 · 18 · 19 · 20 · 21 · 22 · 23 . . . 147 · Next

AuthorMessage
Ian&Steve C.
Avatar

Send message
Joined: 28 Sep 99
Posts: 4267
Credit: 1,282,604,591
RAC: 6,640
United States
Message 1959265 - Posted: 8 Oct 2018, 14:30:10 UTC

my first 16GB kit, i jumped on it.

Geil EVO X RGB 2x8GB 3200MHz - $85

this was JUST as the RAM the prices started to skyrocket, like July/August 2017.

i bought a single 8GB stick of Patriot Viper 2400MHz back in Jan 2018 for $95, and just bought a second stick of the same for $65. so I'd say in general, prices are going down.

your 16GB kit you show for over $590 (~$450 USD) is just price gouging from an opportunistic seller. no one would, or should pay that much. there's nothing special about that kit vs a different 3200MHz kit. I never saw 16GB kits for that much money even at the height of it. you can buy 32GB kits for that money. AND IT DOESNT EVEN HAVE RGB!
Seti@Home classic workunits: 29,492 CPU time: 134,419 hours

ID: 1959265 · Report as offensive     Reply Quote
RickToTheMax

Send message
Joined: 22 May 99
Posts: 105
Credit: 7,958,297
RAC: 0
Canada
Message 1959270 - Posted: 8 Oct 2018, 15:18:56 UTC

Yep if you look at ram price charts online, the trend is that it kept going down in price since early 2018.
The big price hike where the memory price almost doubled in 6month was in 2016.
The price is still 2x the price it was in early 2016 tho..
Bought a kit in 2016 (3200 ddr4) for 104$cad!
ID: 1959270 · Report as offensive     Reply Quote
Profile Zalster Special Project $250 donor
Volunteer tester
Avatar

Send message
Joined: 27 May 99
Posts: 5517
Credit: 528,817,460
RAC: 242
United States
Message 1959328 - Posted: 8 Oct 2018, 22:35:05 UTC

Intel plans to release a new x-series chip with 68 pcie lanes. Now that would be an interesting chip.
ID: 1959328 · Report as offensive     Reply Quote
Profile Brent Norman Crowdfunding Project Donor*Special Project $75 donorSpecial Project $250 donor
Volunteer tester

Send message
Joined: 1 Dec 99
Posts: 2786
Credit: 685,657,289
RAC: 835
Canada
Message 1959330 - Posted: 8 Oct 2018, 22:50:08 UTC - in response to Message 1959328.  

Hey Zal, I know you are a big TridentZ user, Do you still stick with the 14 latency?
ID: 1959330 · Report as offensive     Reply Quote
Profile Keith Myers Special Project $250 donor
Volunteer tester
Avatar

Send message
Joined: 29 Apr 01
Posts: 13164
Credit: 1,160,866,277
RAC: 1,873
United States
Message 1959331 - Posted: 8 Oct 2018, 22:53:38 UTC - in response to Message 1959328.  

Was just reading on the announcement of the new Basin Falls Skylake-X refresh cpus for X299 boards. Seems all the skus are based on the HCC dies even chips with just 10 cores. So all those cpus get 44 PCIe lanes, no cutdown parts anymore. Improvement in the process technology along with soldered TIM again boosts the base clocks with just a marginal increase in TDP from 140W to 165W.

I'm not finding the news on new X parts with 68 PCIe lanes unless you are referring to the Xtreme Xeon-W parts like the 28C/56T cpu that demoed this summer. That has 68 PCIe lanes.
Seti@Home classic workunits:20,676 CPU time:74,226 hours

A proud member of the OFA (Old Farts Association)
ID: 1959331 · Report as offensive     Reply Quote
Profile Keith Myers Special Project $250 donor
Volunteer tester
Avatar

Send message
Joined: 29 Apr 01
Posts: 13164
Credit: 1,160,866,277
RAC: 1,873
United States
Message 1959332 - Posted: 8 Oct 2018, 22:56:29 UTC - in response to Message 1959330.  
Last modified: 8 Oct 2018, 22:57:21 UTC

I stick with the CL14 latency Trident-Z skus because of Ryzen. Though my very first Trident-Z kit was the F4-3600C16D-16GTZ kit that is able to run 3466 Mhz with tightened up CL14 latency with no problems. Good Samsung B-dies in the sticks make CL14 easy.
Seti@Home classic workunits:20,676 CPU time:74,226 hours

A proud member of the OFA (Old Farts Association)
ID: 1959332 · Report as offensive     Reply Quote
Profile Zalster Special Project $250 donor
Volunteer tester
Avatar

Send message
Joined: 27 May 99
Posts: 5517
Credit: 528,817,460
RAC: 242
United States
Message 1959333 - Posted: 8 Oct 2018, 23:01:42 UTC - in response to Message 1959331.  

On phone so can’t link. Pcper tweeted a pic of it. X series not the one mentioned. 18 cores, 64 pcie lanes ddr4 quad channel.

@brent. I need to check. I thought they were 16 but can’t remember right now. All run at 3200. We are talking the 8gb x8 sticks in Godzilla right?
ID: 1959333 · Report as offensive     Reply Quote
Profile Keith Myers Special Project $250 donor
Volunteer tester
Avatar

Send message
Joined: 29 Apr 01
Posts: 13164
Credit: 1,160,866,277
RAC: 1,873
United States
Message 1959335 - Posted: 8 Oct 2018, 23:15:29 UTC

OK, found it. You were referring to the Core-i9 parts chart which says "up to 68 PCIe" lanes. That is very deceptive. None of the actual Core-X i9 parts has more than 44 PCIe lanes. The chart was made when they classified the 28C/56T cpu part a Core X part this summer. It is now branded in the Xeon family.

So Intel even though they are matching AMD with core counts still fall way behind in PCIe lanes for the HEDT platforms like in Threadripper which has 60 PCIe lanes available out of the total of 64 lanes. 4 lanes go to the chipset which can supply an additional 8 more PCIe 2.0 lanes.
Seti@Home classic workunits:20,676 CPU time:74,226 hours

A proud member of the OFA (Old Farts Association)
ID: 1959335 · Report as offensive     Reply Quote
Profile Keith Myers Special Project $250 donor
Volunteer tester
Avatar

Send message
Joined: 29 Apr 01
Posts: 13164
Credit: 1,160,866,277
RAC: 1,873
United States
Message 1959336 - Posted: 8 Oct 2018, 23:20:18 UTC

This is the Intel product page for the Core i9-9980XE Extreme cpu with 18 cores.
INTEL® CORE™ i9-9980XE EXTREME EDITION PROCESSOR

Max # of PCI Express Lanes 44

Seti@Home classic workunits:20,676 CPU time:74,226 hours

A proud member of the OFA (Old Farts Association)
ID: 1959336 · Report as offensive     Reply Quote
Ian&Steve C.
Avatar

Send message
Joined: 28 Sep 99
Posts: 4267
Credit: 1,282,604,591
RAC: 6,640
United States
Message 1959348 - Posted: 9 Oct 2018, 0:55:51 UTC

dont worry keith, they are saving the 68 pcie lanes for the upcoming i9-9999XE chip :p
Seti@Home classic workunits: 29,492 CPU time: 134,419 hours

ID: 1959348 · Report as offensive     Reply Quote
Grant (SSSF)
Volunteer tester

Send message
Joined: 19 Aug 99
Posts: 13736
Credit: 208,696,464
RAC: 304
Australia
Message 1959381 - Posted: 9 Oct 2018, 9:01:21 UTC

Intel Introduces 28-Core Unlocked Xeon W-3175X.

Intel today announced a 28-core chip, the Intel Xeon W-3175X. That surpasses its old record of 18 cores with the i9-7980XE Extreme Edition processor. It will begin shipping this December.

The 28-core 56-thread processor's clock speed starts at 3.1GHz and goes up to 4.3GHz. It has a TDP of 255W and is based on Intel's Skylake-X architecture. Like all of Intel's Skylake-X processors, it supports six channels of memory.

Grant
Darwin NT
ID: 1959381 · Report as offensive     Reply Quote
Profile Unixchick Project Donor
Avatar

Send message
Joined: 5 Mar 12
Posts: 815
Credit: 2,361,516
RAC: 22
United States
Message 1959574 - Posted: 10 Oct 2018, 20:18:46 UTC

It looks like I had a communication problem with seti, and it thinks I have more WUs than I do. It thinks I have over my usual allotment of 100. I think these are called ghosts and I've seen the recovery steps listed in the forums a couple of times. Do I need to find and follow recovery steps, or if I'm patient will they just show up on their own??
ID: 1959574 · Report as offensive     Reply Quote
Stephen "Heretic" Crowdfunding Project Donor*Special Project $75 donorSpecial Project $250 donor
Volunteer tester
Avatar

Send message
Joined: 20 Sep 12
Posts: 5557
Credit: 192,787,363
RAC: 628
Australia
Message 1959581 - Posted: 10 Oct 2018, 20:59:55 UTC - in response to Message 1959575.  
Last modified: 10 Oct 2018, 21:06:58 UTC

It looks like I had a communication problem with seti, and it thinks I have more WUs than I do. It thinks I have over my usual allotment of 100. I think these are called ghosts and I've seen the recovery steps listed in the forums a couple of times. Do I need to find and follow recovery steps, or if I'm patient will they just show up on their own??


. . Ghosts are tasks which SETI has queued against your host (cruncher) but which do not actually exist on your machine. There can be many reasons. Failed transfers that were not recognised by the servers or subsequent deletion from your storage drive are two. But unless they are recovered by resending them they will never 'appear' on your system. If you do nothing as most people seem to do they will time out when they reach their deadline time and then disappear. Or you can use the recovery process and they will be resent to your computer so that you can process them and they will exit the system as normal rather than hang around for months in limbo. The worst part of the recovery process is the limitation of 20 at a time. If you have managed to create a lot of them it will require patience and persistence (which is why most people do nothing). I take it easy and run the process two or three times a day, that way even if I have goofed and made a couple of hundred of them (eg. when a configuration error trashes an entire cache) I can recover them all in a few days.

Stephen
ID: 1959581 · Report as offensive     Reply Quote
Grant (SSSF)
Volunteer tester

Send message
Joined: 19 Aug 99
Posts: 13736
Credit: 208,696,464
RAC: 304
Australia
Message 1959661 - Posted: 11 Oct 2018, 6:00:19 UTC

TSMC: First 7nm EUV Chips Taped Out, 5nm Risk Production in Q2 2019.

TSMC initiated high-volume manufacturing of chips using its first generation 7 nm fabrication process (CLN7FF, N7) in April. N7 is based around deep ultraviolet (DUV) lithography with ArF excimer lasers. By contrast, TSMC’s second-generation 7 nm manufacturing technology (CLN7FF+, N7+) will use extreme ultraviolet lithography for four non-critical layers, mostly in a bid to speed up production and learn how to use ASML’s Twinscan NXE step-and-scan systems for HVM. Factual information on the improvements from N7 to N7+ are rather limited: the new tech will offer a 20% higher transistor density (because of tighter metal pitch) and ~8% lower power consumption at the same complexity and frequency (between 6% and 12% to be more precise).

After N7+ comes TSMC’s first-generation 5 nm (CLN5FF, N5) process, which will use EUV on up to 14 layers. This will enable tangible improvements in terms of density, but will require TSMC to extensively use EUV equipment. When compared to TSMC’s N7, N5 technology will enable TSMC's customers to shrink area of their designs by ~45% (i.e. transistor density of N5 is ~1.8x higher than that of N7), increase frequency by 15% (at the same complexity and power) or reduce power consumption by 20% power reduction (at the same frequency and complexity).

TSMC will be ready to start risk production of chips using its N5 tech in April, 2019. Keeping in mind that it typically takes foundries and their customers about a year to get from risk production to HVM, it seems like TSMC is on-track for mass production of 5 nm chips in Q2 2020, right in time to address smartphones due in the second half of 2020.

Grant
Darwin NT
ID: 1959661 · Report as offensive     Reply Quote
Grant (SSSF)
Volunteer tester

Send message
Joined: 19 Aug 99
Posts: 13736
Credit: 208,696,464
RAC: 304
Australia
Message 1959662 - Posted: 11 Oct 2018, 6:01:39 UTC
Last modified: 11 Oct 2018, 6:07:50 UTC

Anyone know why I now have to scroll side to side to read posts this thread?
Very annoying.

Edit- and some other threads as well.
Grant
Darwin NT
ID: 1959662 · Report as offensive     Reply Quote
Profile Wiggo
Avatar

Send message
Joined: 24 Jan 00
Posts: 34761
Credit: 261,360,520
RAC: 489
Australia
Message 1959666 - Posted: 11 Oct 2018, 6:30:17 UTC - in response to Message 1959662.  

Anyone know why I now have to scroll side to side to read posts this thread?
Very annoying.

Edit- and some other threads as well.
All is fine here, but I do have sig's turned off so that maybe where you need to look Grant (it's where I'd start anyway). ;-)

Cheers.
ID: 1959666 · Report as offensive     Reply Quote
Grant (SSSF)
Volunteer tester

Send message
Joined: 19 Aug 99
Posts: 13736
Credit: 208,696,464
RAC: 304
Australia
Message 1959668 - Posted: 11 Oct 2018, 6:41:19 UTC - in response to Message 1959666.  
Last modified: 11 Oct 2018, 6:44:12 UTC

Anyone know why I now have to scroll side to side to read posts this thread?
Very annoying.

Edit- and some other threads as well.
All is fine here, but I do have sig's turned off so that maybe where you need to look Grant (it's where I'd start anyway). ;-)

Nope, no joy.
No sigs, but still have to scroll sideways to read text that's not wrapping to the browser window.

Edit-
Do you have automatic image re-sizing enabled for your browser?
There's an image posted by Zalster that goes right to the edge of forums when I scroll all the way over there.
But even if it is the cause- why has it just started? It was posted ages ago & it's only the last few days I've had to scroll sideways on some threads.
Grant
Darwin NT
ID: 1959668 · Report as offensive     Reply Quote
Profile Bernie Vine
Volunteer moderator
Volunteer tester
Avatar

Send message
Joined: 26 May 99
Posts: 9954
Credit: 103,452,613
RAC: 328
United Kingdom
Message 1959670 - Posted: 11 Oct 2018, 7:23:59 UTC

Anyone know why I now have to scroll side to side to read posts this thread?
Very annoying.

Edit- and some other threads as well.


I think it may have something to do with this

GitHub. #2743
ID: 1959670 · Report as offensive     Reply Quote
Grant (SSSF)
Volunteer tester

Send message
Joined: 19 Aug 99
Posts: 13736
Credit: 208,696,464
RAC: 304
Australia
Message 1959671 - Posted: 11 Oct 2018, 7:32:22 UTC - in response to Message 1959670.  
Last modified: 11 Oct 2018, 7:45:57 UTC

Anyone know why I now have to scroll side to side to read posts this thread?
Very annoying.

Edit- and some other threads as well.

I think it may have something to do with this
GitHub. #2743

It may have been that long ago I first noticed the problem. So fixing one thing broke another? The odds of it being fixed?

And why isn't Wiggo being affected?

OK Logged in to my account using Edge- no problem.
IE 11 problem.
In IE 11 I don't have image resizing enabled.

OK, selecting "Show images as links" fixes up the side scroll issue (large video posted by Zalster appears to be the culprit).

However, in my Inbox I have a message that has text in a [pre][pre] box. That results in having to scroll sideways as well.
And in Edge I have to scroll side to side in my inbox as well.
Grant
Darwin NT
ID: 1959671 · Report as offensive     Reply Quote
Grant (SSSF)
Volunteer tester

Send message
Joined: 19 Aug 99
Posts: 13736
Credit: 208,696,464
RAC: 304
Australia
Message 1959692 - Posted: 11 Oct 2018, 9:59:07 UTC
Last modified: 11 Oct 2018, 10:00:24 UTC

When too much hardware isn't enough.
A Look At Linux Application Scaling Up To 128 Threads

Arriving last week in our Linux benchmarking lab was a dual EPYC server -- this Dell PowerEdge R7425 is a beast of a system with two AMD EPYC 7601 processors yielding a combined 64 cores / 128 threads, 512GB of RAM (16 x 32GB DDR4), and 20 x 500GB Samsung 860 EVO SSDs. There will be many interesting benchmarks from this server in the days and weeks ahead. For some initial measurements during the first few days of stress testing this 2U rack server, here is a look at how well various benchmarks/applications are scaling from two to 128 threads.



Grant
Darwin NT
ID: 1959692 · Report as offensive     Reply Quote
Previous · 1 . . . 17 · 18 · 19 · 20 · 21 · 22 · 23 . . . 147 · Next

Message boards : Number crunching : Don't know where it should go? Stick it here!


 
©2024 University of California
 
SETI@home and Astropulse are funded by grants from the National Science Foundation, NASA, and donations from SETI@home volunteers. AstroPulse is funded in part by the NSF through grant AST-0307956.