Message boards :
Number crunching :
Question about core 2 duo
Message board moderation
Author | Message |
---|---|
James Nelson Send message Joined: 23 Mar 02 Posts: 381 Credit: 4,806,382 RAC: 0 |
Just noticed this host as my wingman shouldn't he be running 4 cpu's instead of 2 Host or is it because of his OS, I know nothing about debian |
kittyman Send message Joined: 9 Jul 00 Posts: 51468 Credit: 1,018,363,574 RAC: 1,004 |
Just noticed this host as my wingman shouldn't he be running 4 cpu's instead of 2 Host OS's can misreport the number of cpus and the cpu speed...among other things.... Don't worry about it....just watch the crunch times......that's all that matters.... "Freedom is just Chaos, with better lighting." Alan Dean Foster |
JDWhale Send message Joined: 6 Apr 99 Posts: 921 Credit: 21,935,817 RAC: 3 |
Just noticed this host as my wingman shouldn't he be running 4 cpu's instead of 2 Host The host you point to is a Core2 Duo running Darwin... 2 cores residing on a single CPU... reports as expected for this type processor. |
James Nelson Send message Joined: 23 Mar 02 Posts: 381 Credit: 4,806,382 RAC: 0 |
Just noticed this host as my wingman shouldn't he be running 4 cpu's instead of 2 Host I thought that would mean 2 cores with HT giving 4 all together, don't core 2's support HT ? |
kittyman Send message Joined: 9 Jul 00 Posts: 51468 Credit: 1,018,363,574 RAC: 1,004 |
Just noticed this host as my wingman shouldn't he be running 4 cpu's instead of 2 Host Nope.......a core 2 means 2 cores, no HT........ If you want 4 cores, ya gotta get an Intel Quad....... It's two different worlds, AMD and Intel....... "Freedom is just Chaos, with better lighting." Alan Dean Foster |
archae86 Send message Joined: 31 Aug 99 Posts: 909 Credit: 1,582,816 RAC: 0 |
Nope.......a core 2 means 2 cores, no HT........ Actually, Intel thinks that Core 2 is the brand (marketing name) for an architecture level. What the reset of us call Conroe. The "2", in Core 2 does not denote number of cores at all, that comes from Duo (2) or Quad(4). Marketing wants us to think it the second generation of "Core" architecture. But I agree, the Conroe-generation design does not support hyperthreading. That apparently is meant to return in the Nehalem generation (doubtless with a new marketing name). Terminology nitpicking aside, I agree with your response, a CPU with the Core 2 Duo designation should be expected to participate in BOINC terminology as number of CPUs:2. |
arkayn Send message Joined: 14 May 99 Posts: 4438 Credit: 55,006,323 RAC: 0 |
|
OzzFan Send message Joined: 9 Apr 02 Posts: 15691 Credit: 84,761,841 RAC: 28 |
Actually, Intel thinks that Core 2 is the brand (marketing name) for an architecture level. What the reset of us call Conroe. But not all Core 2s are Conroes. There are Conroe2Ms (Conroe Ls), Allendales, Meroms, Woodcrest, Penryn, Kentsfield, Yorkfield and Wolfdales that are all Core 2 CPUs. Conroe is only a small part of the Core 2 family. |
kittyman Send message Joined: 9 Jul 00 Posts: 51468 Credit: 1,018,363,574 RAC: 1,004 |
Actually, Intel thinks that Core 2 is the brand (marketing name) for an architecture level. What the reset of us call Conroe. But they all crunch like madmen..............it's the floating point thingy...... "Freedom is just Chaos, with better lighting." Alan Dean Foster |
John McLeod VII Send message Joined: 15 Jul 99 Posts: 24806 Credit: 790,712 RAC: 0 |
But he could have a dual socked MOBO with 2 Core 2 Duos on it. That would make 4 CPUs. If he has not changed the default for the allowed number of CPUs in a long time that could be 2 rather than 4 or, he could have intentionally have set to use 2 CPUs in this case. BOINC WIKI |
kittyman Send message Joined: 9 Jul 00 Posts: 51468 Credit: 1,018,363,574 RAC: 1,004 |
But he could have a dual socked MOBO with 2 Core 2 Duos on it. That would make 4 CPUs. If he has not changed the default for the allowed number of CPUs in a long time that could be 2 rather than 4 or, he could have intentionally have set to use 2 CPUs in this case. But.....but........there are always work arounds......I could have any of my rigs report that they had 32 cores......... Would that just tweak the heck outta some folks....... What was the line from the movie 'Swordfish'.......? What the eyes see and the mind believes...... "Freedom is just Chaos, with better lighting." Alan Dean Foster |
Azzitude Send message Joined: 10 Mar 08 Posts: 33 Credit: 1,832,287 RAC: 0 |
But he could have a dual socked MOBO with 2 Core 2 Duos on it. That would make 4 CPUs. If he has not changed the default for the allowed number of CPUs in a long time that could be 2 rather than 4 or, he could have intentionally have set to use 2 CPUs in this case. Ummmm WHAT??????? dual Socket 775's? what board do you speak of? |
kittyman Send message Joined: 9 Jul 00 Posts: 51468 Credit: 1,018,363,574 RAC: 1,004 |
But he could have a dual socked MOBO with 2 Core 2 Duos on it. That would make 4 CPUs. If he has not changed the default for the allowed number of CPUs in a long time that could be 2 rather than 4 or, he could have intentionally have set to use 2 CPUs in this case. THAT's what many have been hoping for......... But I an not sure that the standard 775 processors are capable of running in tandem......they are not Xeons.......might be something at the base architecture level that prevents it........ "Freedom is just Chaos, with better lighting." Alan Dean Foster |
zoom3+1=4 Send message Joined: 30 Nov 03 Posts: 65746 Credit: 55,293,173 RAC: 49 |
Just noticed this host as my wingman shouldn't he be running 4 cpu's instead of 2 Host HT as in HyperThreading is what the OP was asking about, Core2 doesn't support HyperThreading, As this has nothing to do with AMD, As AMD has never done HyperThreading, Just HyperTransport which is totally different and is only a bus standard like pci or pci-e. The T1 Trust, PRR T1 Class 4-4-4-4 #5550, 1 of America's First HST's |
©2024 University of California
SETI@home and Astropulse are funded by grants from the National Science Foundation, NASA, and donations from SETI@home volunteers. AstroPulse is funded in part by the NSF through grant AST-0307956.